Today's article comes from the SoftwareX journal. The authors are Saussereau et al., from the University of Bordeaux, in France. In this paper they explore a tool that helps automate and optimize the design process for FPGAs and ASICs. This gives us an excuse to go down the FPGA rabbit-hole, and learn all-about this special kind of chip.
DOI: 10.1016/j.softx.2024.101970
You must be an active Journal Club member to access this content. If you're already a member, click the blue button to login. If you're not a member yet, click the sign-up button to get started.
Login to My Account
Sign Up